VLSI Design

Summer Training & Internship Program in “VLSI Design” by Industry Professionals.

80 Hours of exhaustive training with Project, Industry Internship, Soft Skills Training, Emerging Trends Bonus Lectures and Interview Skills Training

  • In depth coverage on Industry Required Skills

Focus on building core skills in IoT, Advanced Embedded Systems and Analytics

Top Performers can be hired by Tevatron Technologies Group of Companies

State of Art Blended Learning with Lifetime Access to the contents on our LMS

Comprehensive Syllabus
Boost your Success

Number System

  • All conversions
  • Codes & its types (weighted and non-weighted, error detecting, Alphanumeric)
  • Logic Circuits & Minimization
  • Boolean Expressions

Combinational Circuits

  • Adder, Subtractor
  • Code converters
  • Parity Checkers and Parity Generators
  • Multiplexer and De-multiplexer
  • Encoder & Decoder
  • Comparators

Sequential Circuits

  • Latches & Flip-flops
  • Flip-flop conversions
  • Shift Registers(SISO, SIPO, PISO, PIPO)
  • Counters & its classifications
  • Counter Design

Finite State Machine

  • Mealy FSM, Moore FSM
  • State Machine Design(Sequence Detector, Sequence Generator)
  • Memories & its classifications(FIFO depth calculations)

Introduction to Verilog HDL

  • History & Features of Verilog
  • Verilog Language Concept
  • Abstraction levels

Data types

  • Type concept (Nets and registers)

Verilog Operators

  • Logical operators
  • Bitwise & Reduction Operators
  • Concatenation & conditional
  • Relational, arithmetic, Shift & Equality Operators

Assignments

  • Continuous Assignments
  • Procedural Blocks
  • Verilog Events & sensitivity list
  • Blocking and Non-blocking Assignments
  • Regular & Intra-assign delays

Branching Constructs

Looping Constructs

Task & Functions usage in RTL

All coding Style

  • Coding using dataflow modeling
  • Coding using Behavioural modeling
  • Coding using Gate-level modeling

Advance Verilog for Verification

  • Compiler Directives
  • File IO
  • Verilog event-schedular

Finite State Machine

  • Basic FSM structure
  • Common FSM coding style

Overview & need of CMOS

  • Why VSLI?

Different Steps in CMOS

Transistors & its types

MOSFET & its types

  • Enhancement mode
  • Depletion mode

CMOS Fabrication

  • N-well Fabrication
  • P-well Fabrication

CMOS Characteristics

Implementation of Logic Gates through CMOS

Layout Design & its Rules

Content Authoring

Emails and Business Communications

Presentations

Interview Skills

VLSI Design

6,000
  • Duration: 6 Weeks
  • Lifetime LMS Access
  • Free Webinars
LIMITED SEATS

Venue

Hex N Bit

B-32, Sector 63

Noida 201301

Uttar Pradesh, India

+91-120-4565405 | +91-8130513508

Hex N Bit is the Learning & Development Division of Tevatron Technologies Pvt. Ltd. and group. Hex N Bit focuses on bridging Industry and Academia Gap and creating better job opportunities for freshers and working professionals. 

Alliance Partners

Newsletter

©2019. Hex N Bit All rights reserved